Cristóbal Navarro

Dr. Cristóbal Navarro

orcid

Research Focus & Metrics

Academic Career Length

14Years (2013-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
1 January 2014 in Communications in Computational Physics
Verified
Journal Article
Closed access
PDF file
CNCristóbal Navarro
Cristóbal Navarro
NHNancy Hitschfeld-Kahler
Nancy Hitschfeld-Kahler
LMLuis Mateu
Luis Mateu
A Survey on Parallel Computing and its Applications in Data-Parallel Problems Using GPU Architectures - Volume 15 Issue 2 - Cristóbal A. Navarro, Nancy Hitschfeld-Kahler, Luis Mateu

24 July 2020 in IEEE Transactions on Parallel and Distributed Systems
Verified
Journal Article
Closed access
CNCristóbal Navarro
Cristóbal Navarro
RCRoberto Carrasco
Roberto Carrasco
Ricardo J. BarrientosRicardo J. Barrientos
Ricardo J. Barrientos
APAmelia E. Pizarro
Amelia E. Pizarro
RVRaimundo Vega
Raimundo Vega
This work proposes a parallel algorithm for computing the arithmetic reduction of n numbers as a set of matrix-multiply accumulate (MMA) operations that are executed simultaneously by GPU tensor cores. The analysis, assuming tensors of size m m, shows that the proposed algorithm has a parallel running time of $T (n) = 5\;\log_{m^2}(n)$ and a speedup of $S = (5/4)\;\log_2 (m^2)$ over a canonical parallel reduction. Experimental performance results on a Tesla V100 GPU show that the tensor-core based approach is energy efficient and runs up to 3.2 and 2 faster than a standard GPU-based reduction and Nvidias CUB library, respectively, while keeping the numerical error below 1% with respect to a double precision CPU reduction. The chained design of the algorithm allows a flexible configuration of GPU thread-blocks and the optimal values found through experimentation agree with the theoretical ones. The results obtained in this work show that GPU tensor cores are relevant not only for Deep Learning or Linear Algebra computations, but also for applications that require the acceleration of large summations.

1 August 2016 in Computer Physics Communications
Verified
Journal Article
Closed access
CNCristóbal Navarro
Cristóbal Navarro
WHWei Huang
Wei Huang
YDYoujin Deng
Youjin Deng

26 March 2024 in Future Generation Computer Systems
Verified
Journal Article
Closed access
EMEnzo Meneses
Enzo Meneses
CNCristóbal Navarro
Cristóbal Navarro
HFHéctor Ferrada
Héctor Ferrada
FQFelipe A. Quezada
Felipe A. Quezada

7 June 2020 in Sensors
Verified
Journal Article
Open access
PDF file
Cristhian AguileraCristhian Aguilera
Cristhian Aguilera
CACristhian Aguilera
Cristhian Aguilera
CNCristóbal Navarro
Cristóbal Navarro
ASAngel D. Sappa
Angel D. Sappa
Current CNN-based stereo depth estimation models can barely run under real-time constraints on embedded graphic processing unit (GPU) devices. Moreover, state-of-the-art evaluations usually do not consider model optimization techniques, being that it is unknown what is the current potential on embedded GPU devices. In this work, we evaluate two state-of-the-art models on three different embedded GPU devices, with and without optimization methods, presenting performance results that illustrate the actual capabilities of embedded GPU devices for stereo depth estimation. More importantly, based on our evaluation, we propose the use of a U-Net like architecture for postprocessing the cost-volume, instead of a typical sequence of 3D convolutions, drastically augmenting the runtime speed of current models. In our experiments, we achieve real-time inference speed, in the range of 5–32 ms, for 1216 × 368 input stereo images on the Jetson TX2, Jetson Xavier, and Jetson Nano embedded devices.

1 August 2014
Verified
Conference Paper
Closed access
CNCristóbal Navarro
Cristóbal Navarro
NHNancy Hitschfeld
Nancy Hitschfeld
There is a stage in the GPU computing pipeline where a grid of thread-blocks, or space of computation, is mapped to the problem domain. Normally, the space of computation is a k-dimensional bounding box (BB) that covers a k-dimensional problem. Threads that fall inside the problem domain perform computations and threads that fall outside are discarded, all happening at runtime. For problems with non-square geometry, this approach makes the space of computation larger than what is necessary, wasting many threads. Our case of interest are the two-dimensional triangular domain problems, alias td-problems, where almost half of the space of computation is unnecessary when using the BB approach. Problems such as the Euclidean distance map or collision detection are td-problems and they appear frequently as part of a larger computational problem. In this work, we study several mapping functions and their contribution to a better space of computation by reducing the number of unnecessary threads. We compare the performance of four existing mapping strategies; the bounding box (BB), the upper-triangular mapping (UTM), the rectangular box (RB) and the recursive partition (REC). In addition, we propose a map g(λ), that maps any λ block to a unique location (i, j) in the triangular domain. The mapping is based on the properties of the lower triangular matrix and works in block space. The theoretical improvement I obtained from using g(λ) is upper bounded as I <; 2 and the number of unnecessary blocks is reduced from O(n 2 ) to O(n). Experimental results using different Nvidia Kepler GPUs show that for computing the Euclidean distance matrix g(λ) achieves an improvement of up to 18% over the basic bounding box (BB) strategy, runs faster than UTM and REC strategies and it is almost as fast as RB. Performance results on shared memory 3D collision detection show that g(λ) is the fastest map of all, and the only one capable of surpassing the brute force (BB) approach by a margin of up to 7%. These results help us realize that one of the main advantages of g(λ) is the fact that it uses block space mapping, where coordinate values are small in magnitude and thread organization is not compromised, making the map stable in performance under different memory access patterns.