Matteo D’Addato received a master's degree in electronic engineering from the University of Bologna in Bologna, Italy in 2019. He is currently pursuing a Ph.D. at ARCES in Bologna. His research interests include the design of ultra-low-power analog and digital integrated circuits, clock and data recovery architectures and RF circuits.