Zhi-Cheng Yao

Zhi-Cheng Yao

Auto-generated profile, based on publicly available information

Zhi-Cheng Yao

Institute of Computing Technology, Chinese Academy of Sciences, China

Research Focus & Metrics

Academic Career Length

12Years (2015-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
21 January 2015 in Journal of Computer Science and Technology
Verified
Journal Article
Closed access
PDF file
Juan FangJuan Fang
Juan Fang
ZLZhen-Yu Leng
Zhen-Yu Leng
SLSi-Tong Liu
Si-Tong Liu
ZYZhi-Cheng Yao
Zhi-Cheng Yao
XSXiu-Feng Sui
Xiu-Feng Sui

6 November 2026 in Preprints.org
Verified
Preprint
Open access
PDF file
MXMingzhe Xing
Mingzhe Xing
BDBowei Dai
Bowei Dai
YXYe Xuanzhe
Ye Xuanzhe
BZBoyuan Zeng
Boyuan Zeng
ZLZiqi Li
Ziqi Li
HMHangyu Mao
Hangyu Mao
Agentic chip design combines large language models with electronic design automation (EDA) tools to plan, execute, and revise design operations. Its effectiveness depends on how an agent translates requirements into executable tasks, interprets diagnostic information, and coordinates changes across design stages. This survey examines these relationships across digital design, agent architectures, EDA algorithm and tool development, and evaluation, with additional coverage of analog, mixed-signal, and radio-frequency applications. We compare agentic chip-design methods through the design representations they modify, the feedback used to select revisions, and the procedures used to check correctness and implementation quality. The analysis shows that broader agent control over designs and EDA software expands optimization opportunities while increasing the need to manage dependencies and verify changes across the design flow. We also compare benchmarks and evaluation methods, focusing on functional correctness, implementation quality, and computational cost. These comparisons identify research directions in specification interpretation, failure diagnosis, repository-level integration, cross-stage optimization, and efficient tool use. By synthesizing these findings, this survey aims to guide the research community in developing and evaluating more reliable and efficient chip-design agents.