Changcai Han

Prof. Changcai Han


Research Focus & Metrics

Academic Career Length

14Years (2013-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
17 December 2020 in Sensors
Verified
Journal Article
Open access
PDF file
WCWeigang Chen
Weigang Chen
PZPeng Zhang
Peng Zhang
LSLifu Song
Lifu Song
JYJinsheng Yang
Jinsheng Yang
CHChangcai Han
Changcai Han
Oxford Nanopore sequencing is an important sequencing technology, which reads the nucleotide sequence by detecting the electrical current signal changes when DNA molecule is forced to pass through a biological nanopore. The research on signal simulation of nanopore sequencing is highly desirable for method developments of nanopore sequencing applications. To improve the simulation accuracy, we propose a novel signal simulation method based on Bi-directional Gated Recurrent Units (BiGRU). In this method, the signal processing model based on BiGRU is built to replace the traditional low-pass filter to post-process the ground-truth signal calculated by the input nucleotide sequence and nanopore sequencing pore model. Gaussian noise is then added to the filtered signal to generate the final simulated signal. This method can accurately model the relation between ground-truth signal and real-world sequencing signal through experimental sequencing data. The simulation results reveal that the proposed method utilizing the powerful learning ability of the neural network can generate the simulated signal that is closer to the real-world sequencing signal in the time and frequency domains than the existing simulation method.

4 March 2025 in Briefings in Bioinformatics
Verified
Journal Article
Open access
QGQi Ge
Qi Ge
RQRui Qin
Rui Qin
SLShuang Liu
Shuang Liu
QGQuan Guo
Quan Guo
CHChangcai Han
Changcai Han
WCWeigang Chen
Weigang Chen
The encoded large DNA can be cloned and stored in vivo, capable of write-once and stable replication for multiple retrievals, offering potential in economic data archiving. Nanopore sequencing is advantageous in data access of large DNA due to its rapidity and long-read sequencing capability. However, the data readout is commonly limited by insertion and deletion (indel) errors and sequence assembly complexity. Here, a pragmatic soft-decision data readout is presented, achieving assembly-free sequence reconstruction, indel error correction, and ultra-low coverage data readout. Specifically, the watermark is cleverly embedded within large DNA fragments, allowing for the direct localization of raw reads via watermark alignment to avoid complex read assembly. A soft-decision forward–backward algorithm is proposed, which can identify indel errors and provide probability information to the error correction code, enabling error-free data recovery. Additionally, a minimum state transition is maintained, and a read segmentation is incorporated to achieve fast information reading. The readout assays for two circular plasmids (~51 kb) with different coding rates were demonstrated and achieved error-free recovery directly from noisy reads (error rate ~1%) at coverage of 1–4×. Simulations conducted on large-scale datasets across various error rates further confirm the scalability of the method and its robust performance under extreme conditions. This readout method enables nearly single-molecule recovery of large DNA, particularly suitable for rapid readout of DNA storage.

8 January 2020 in Electronics
Verified
Journal Article
Open access
PDF file
WCWeigang Chen
Weigang Chen
WZWenting Zhao
Wenting Zhao
HLHui Li
Hui Li
SDSuolei Dai
Suolei Dai
CHChangcai Han
Changcai Han
JYJinsheng Yang
Jinsheng Yang
Low-density parity-check (LDPC) codes have the potential for applications in future high throughput optical communications due to their significant error correction capability and the parallel decoding. However, they are not able to satisfy the very low bit error rate (BER) requirement due to the error floor phenomenon. In this paper, we propose a low-complexity iterative decoding scheme for product codes consisting of very high rate outer codes and LDPC codes. The outer codes aim at eliminating the residual error floor of LDPC codes with quite low implementation costs. Furthermore, considering the long simulation time of computer simulation for evaluating very low BER, the hardware platform is built to accelerate the evaluation of the proposed iterative decoding methods. Simultaneously, the fixed-point effects of the decoding algorithms are also be evaluated. The experimental results show that the iterative decoding of the product codes can achieve a quite low bit error rate. The evaluation using field programmable gate array (FPGA) also proves that product codes with LDPC codes and high-rate algebraic codes can achieve a good trade-off between complexity and throughput.

1 November 2019 in Electronics Letters
Verified
Journal Article
Open access
PDF file
WCWeigang Chen
Weigang Chen
CHChangcai Han
Changcai Han
JYJinsheng Yang
Jinsheng Yang
A low complexity encoding method and encoder architecture are proposed for the low‐density parity‐check (LDPC) codes in space applications recommended by Consultant Committee for Space Data Systems. This method uses the generator matrix partition and decomposition to obtain a much smaller dense core matrix. Thus, only one quarter of dense block matrices need to be implemented using the traditional circulant encoding structure. Therefore, the encoder can be implemented with lower computation and storage complexity.

10 May 2021 in IEICE Electronics Express
Verified
Journal Article
Closed access
PDF file
RWRuixue Wang
Ruixue Wang
WCWeigang Chen
Weigang Chen
CHChangcai Han
Changcai Han
The traditional direct LDPC encoder in CCSDS standard for space application needs to store the first row in each submatrix of the generator matrix, making the circuit implementation complex. To solve this problem, a low-complexity encoder for LDPC codes is implemented in this letter. The encoder stores the vector in random-access memory (RAM). To implement the multiplication of sparse matrix and vector with limited hardware resources, the encoder takes the row indexes of nonzero entries in each column of sparse matrix as the write address of the RAM. Moreover, the shift-register-adder-accumulator is exploited to implement the multiplication of the dense core matrix and the vector, greatly reducing the storage and computation complexity. The LDPC encoder with the code rate of 1/2 in the CCSDS standard is implemented on Xilinx XC6VLX240T FPGA chip, and the implementation results indicate that the proposed encoder consumes 50% less hardware resources than the traditional direct encoder.

5 March 2020 in IEEE Access
Verified
Journal Article
Open access
WCWeigang Chen
Weigang Chen
LWLixia Wang
Lixia Wang
CHChangcai Han
Changcai Han
Differential pulse-position modulation (DPPM) shows significant power and bandwidth efficiency, but suffers from serious insertion/deletion and substitution errors if the DPPM soft-decision symbol-by-symbol detection method is used. In this paper, based on the DPPM transmission scheme combining the watermark with the low-density parity-check (LDPC) code, and the equivalent source and channel models, we propose an efficient decoding scheme using hidden Markov model (HMM). Specifically, with the known watermark and the equivalent source and channel models, a hidden markov model is first established to estimate the insertion/deletion errors of the received symbols. Then, a hard-decision forward-backward algorithm is used to recover synchronization and output the estimate of the codeword. Finally, Belief-Propagation (BP) decoding algorithm in logarithmic domain is performed to correct the residual substitution errors. Simulation results reveal that compared with the decoding scheme using the dynamic programming (DP) and Viterbi algorithms, the proposed decoding scheme has superior performance in correcting insertion, deletion and substitution errors in DPPM transmission.