Dong-Joo Park

Prof. Dong-Joo Park

School of Computer Science and Engineering, Soongsil University, South Korea

Research Focus & Metrics

Academic Career Length

22Years (2005-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
21 July 2023 in Mathematics
Verified
Journal Article
Open access
PDF file
Milandu Keith Moussavou BoussougouMilandu Keith Moussavou Boussougou
Milandu Keith Moussavou Boussougou
DPDong-Joo Park
Dong-Joo Park
In the increasingly complex domain of Korean voice phishing attacks, advanced detection techniques are paramount. Traditional methods have achieved some degree of success. However, they often fail to detect sophisticated voice phishing attacks, highlighting an urgent need for enhanced approaches to improve detection performance. Addressing this, we have designed and implemented a novel artificial neural network (ANN) architecture that successfully combines data-centric and model-centric AI methodologies for detecting Korean voice phishing attacks. This paper presents our unique hybrid architecture, consisting of a 1-dimensional Convolutional Neural Network (1D CNN), a Bidirectional Long Short-Term Memory (BiLSTM), and Hierarchical Attention Networks (HANs). Our evaluations using the real-world KorCCVi v2 dataset demonstrate that the proposed architecture effectively leverages the strengths of CNN and BiLSTM to extract and learn contextually rich features from word embedding vectors. Additionally, implementing word and sentence attention mechanisms from HANs enhances the model’s focus on crucial features, considerably improving detection performance. Achieving an accuracy score of 99.32% and an F1 score of 99.31%, our model surpasses all baseline models we trained, outperforms several existing solutions, and maintains comparable performance to others. The findings of this study underscore the potential of hybrid neural network architectures in improving voice phishing detection in the Korean language and pave the way for future research. This could involve refining and expanding upon this model to tackle increasingly sophisticated voice phishing strategies effectively or utilizing larger datasets.

24 February 2025 in IEEE Access
Verified
Journal Article
Open access
Milandu Keith Moussavou BoussougouMilandu Keith Moussavou Boussougou
Milandu Keith Moussavou Boussougou
PHPrince Hamandawana
Prince Hamandawana
DPDong-Joo Park
Dong-Joo Park
With the widespread global trend of voice phishing or vishing attacks, the development of effective detection models using artificial intelligence (AI) has been hindered by the lack of high-quality and large volumes of data. This lack of data reflecting a real vishing scenario often leads to imbalanced datasets and biased detection models. Therefore, we present in this paper a data augmentation (DA) method for expanding the imbalanced Korean call content vishing (KorCCVi) dataset to address the existing data asymmetry problem and enhance the performance of Korean vishing detection. The proposed approach for DA involves using the back-translation (BT) method with three different intermediate languages: English, Chinese, and Japanese. The proposed method offers several advantages over the traditional synthetic minority oversampling technique (SMOTE), which is the main technique used to compare with our multilingual BT approach. Using these two DA techniques, several machine learning (ML) and deep learning (DL) models were trained on the original imbalanced dataset, the dataset balanced with SMOTE and its variants, and the dataset augmented with our method. We analyzed the impact of these DA methods on the performance of the models, demonstrated the benefits of each approach, and suggested the most suitable approach. The performance of the trained models was evaluated using the accuracy, precision, recall, and F1-score metrics. The experimental results demonstrated that the proposed multilingual BT method effectively expands the dataset while preserving its contextual and linguistic characteristics. The average performance of the models revealed that those trained on the augmented dataset outperformed the other models. They achieved F1-scores of 98.91% for the back-translated data, 98.14% for the original data, and 97.23% for SMOTE.

6 July 2024 in Electronics
Verified
Journal Article
Open access
MSMuhammad Saad
Muhammad Saad
SHSaqib Ali Haidery
Saqib Ali Haidery
ABAavash Bhandari
Aavash Bhandari
MBMuhammad Raheel Bhutta
Muhammad Raheel Bhutta
DPDong-Joo Park
Dong-Joo Park
Tae-Sun ChungTae-Sun Chung
Tae-Sun Chung
The rise in IoT (Internet of Things) devices poses a significant security challenge. Maintaining privacy and ensuring anonymity within the system is a sought-after feature with inevitable trade-offs, such as scalability and increased complexity, making it incredibly challenging to handle. To tackle this, we introduce our proposed work for managing IoT devices using Hyperledger Fabric. We integrated our system on the blockchain with a closed-circuit television (CCTV) security camera fixed at a rental property. The CCTV security camera redirects its feed whenever a new renter walks in. We have introduced the web token for authentication from the renter to the owner. Our contributions include an efficient framework architecture using key invalidation scenarios and token authentication, a novel chain code algorithm, and stealth addresses with modified ring signatures. We performed different analyses to show the system’s throughput and latency through stress testing. We have shown the significant advantages of the proposed architectures by comparing similar existing schemes. Our proposed scheme enhances the security of blockchain-enabled IoT devices and mitigates the single point of failure issue in the existing scheme, providing a robust and reliable solution. Our future work includes scaling it up to cater to the needs of the healthcare system.

1 February 2020 in International Journal of Electrical and Computer Engineering (IJECE)
Verified
Journal Article
Open access
PDF file
VTVan Dai Tran
Van Dai Tran
DPDong-Joo Park
Dong-Joo Park
In recent years, flash memory has become more widely used due to its advantages, such as fast data access, low power consumption, and high mobility. However, flash memory also has drawbacks that need to be overcome, such as erase-before-write, and the limitations of block deletion. In order to address this issue, the FTL (Flash Translation Layer) has been proposed with useful functionalities like address mapping, garbage collection, and wear-leveling. During the process of using, the data may be lost on power failure in the storage systems. In some systems, the data is very important. Thus recovery of data in the event of the system crash or a sudden power outage is of prime importance. This problem has attracted attention from researchers and many studies have been done. In this paper, we investigate previous studies on data recovery for flash memory from FTL processing solutions to PLR (Power Loss Recovery) solutions that have been proposed by authors in the conference proceeding, patents, or professional journals. This will provide a discussion of the proposed solutions to the data recovery in flash memory as well as an overview.

1 February 2021 in Electronics
Verified
Journal Article
Open access
PDF file
JPJonghyeok Park
Jonghyeok Park
DPDong-Joo Park
Dong-Joo Park
Tae-Sun ChungTae-Sun Chung
Tae-Sun Chung
SLSang-Won Lee
Sang-Won Lee
An FTL (flash translation layer), which most flash storage devices are equipped with, needs to guarantee the consistency of modified metadata from a sudden power failure. This crash recovery scheme significantly affects the writing performance of a flash storage device during its normal operation, as well as its reliability and recovery performance; therefore, it is desirable to make the crash recovery scheme efficient. Despite the practical importance of a crash recovery scheme in an FTL, few works exist that deal with the crash recovery issue in FTL in a comprehensive manner. This study proposed a novel crash recovery scheme called FastCheck for a hybrid mapping FTL called Fully Associative Sector Translation (FAST). FastCheck can efficiently secure the newly generated address-mapping information using periodic checkpoints, and at the same time, leverages the characteristics of an FAST FTL, where the log blocks in a log area are used in a round-robin way. Thus, it provides two major advantages over the existing FTL recovery schemes: one is having a low logging overhead during normal operations in the FTL and the other to have a fast recovery time in an environment where the log provisioning rate is relatively high, e.g., over 20%, and the flash memory capacity is very large, e.g., 32 GB or 64 GB.

8 January 2018 in Symmetry
Verified
Journal Article
Open access
PDF file
VHVan Phi Ho
Van Phi Ho
DPDong-Joo Park
Dong-Joo Park
For the past few years, flash memory has been widely used because of its prominent advantages such as fast access speed, nonvolatility, high reliability, and low power consumption. However, flash memory still has several drawbacks that need to be overcome, e.g., the erase-before-write characteristic and a limited life cycle. Among these drawbacks, the erase-before-write characteristic causes the B-tree implementation on flash memory to be inefficient because it generates many erase operations. This study introduces a novel B-tree index structure using a write pattern converter (WPCB-tree) for flash memory. A WPCB-tree can minimize the risk of data loss and can improve the performance of the B-tree on flash memory. This WPCB-tree uses some blocks of flash memory as a buffer that temporarily stores all updated nodes. When the buffer is full, a buffer block is selected by a greedy algorithm, then the node pages in the block are converted into a sequential write pattern, and finally they are written into flash memory. In addition, in the case that all key values of a leaf node are continuously inserted, the WPCB-tree does not split the leaf node. As a result, this mechanism helps the WPCB-tree reduce the number of write operations on the flash memory. The experimental results show that the proposed B-tree variant on flash memory yields a better performance than that of other existing variants of the B-tree.