Tomasz Olas

Dr. Tomasz Olas

orcid

Research Focus & Metrics

Academic Career Length

13Years (2014-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
28 May 2020 in IEEE Transactions on Parallel and Distributed Systems
Verified
Journal Article
Open access
LSLukasz Szustak
Lukasz Szustak
RWRoman Wyrzykowski
Roman Wyrzykowski
TOTomasz Olas
Tomasz Olas
VMValeria. Mele
Valeria. Mele
This article provides a comprehensive study of the impact of performance optimizations on the energy efficiency of a real-world CFD application called MPDATA, as well as an insightful analysis of performance-energy interaction of these optimizations with the underlying hardware that represents the first generation of Intel Xeon Scalable processors. Considering the MPDATA iterative application as a use case, we explore the fundamentals of energy and performance analysis for a memory-bound application when exposed to a set of optimization steps that increase the application performance, by improving the operational intensity of code and utilizing resources more efficiently. It is shown that for memory-bound applications, optimizing toward high performance could be a powerful strategy for improving the energy efficiency as well. In fact, for the considered performance optimizations, the energy gain is correlated with the performance gain but with varying degrees. As a result, these optimizations allow improving both performance and energy consumption radically, up to about 10.9 and 8.8 times, respectively. The impact of the Intel AVX-512 SIMD extension on the energy consumption and performance is demonstrated. Also, we discover limitations on the usability of CPU frequency scaling as a tool for balancing energy savings with admissible performance losses.

7 May 2021 in IEEE Transactions on Parallel and Distributed Systems
Verified
Journal Article
Open access
LSLukasz Szustak
Lukasz Szustak
RWRoman Wyrzykowski
Roman Wyrzykowski
LKLukasz Kuczynski
Lukasz Kuczynski
TOTomasz Olas
Tomasz Olas
The advantages of the second-generation AMD EPYC Rome processors can be successfully used in the race to Exascale. However, the novel architecture's complexity makes it challenging to adapt demanding scientific codes - like stencil ones - to platforms with Rome CPUs. This article tackles this challenge by exploring the adaptation of the stencil-based CFD (computational fluid dynamics) application called MPDATA to these processors' influential features. We show that the previously proposed parametric adaptation methodology can be profitably applied to extend the performance portability of the memory-bound MPDATA on the AMD EPYC architecture. The extension of the parametric adaptation on the novel architecture requires careful consideration of two relevant aspects that reflect splitting the Rome architecture into multiple dies - features of the cache hierarchy and partitioning cores into work teams. The article also investigates the correlation between the performance optimizations and energy efficiency for a ccNUMA platform powered by top-of-the-line 64-core AMD Rome 7742 CPUs, comparing the results against two servers with Intel Xeon Scalable processors of different generations. Even without appealing to prices, the achieved performance and energy efficiency results are a solid argument confirming the competitiveness of AMD Rome processors against Intel Xeon CPUs in scientific applications.

18 January 2023 in Journal of Parallel and Distributed Computing
Verified
Journal Article
Closed access
PBPawel Bratek
Pawel Bratek
LSLukasz Szustak
Lukasz Szustak
RWRoman Wyrzykowski
Roman Wyrzykowski
TOTomasz Olas
Tomasz Olas

21 May 2024 in Electronics
Verified
Journal Article
Open access
PDF file
PGPawel Gepner
Pawel Gepner
BKBartłomiej Kocot
Bartłomiej Kocot
Marcin PaprzyckiMarcin Paprzycki
Marcin Paprzycki
Maria GanzhaMaria Ganzha
Maria Ganzha
LMLeonid Moroz
Leonid Moroz
TOTomasz Olas
Tomasz Olas
Recent years have been characterized by increasing interest in graph computations. This trend can be related to the large number of potential application areas. Moreover, increasing computational capabilities of modern computers allowed turning theory of graph algorithms into explorations of best methods for their actual realization. These factors, in turn, brought about ideas like creation of a hardware component dedicated to graph computation; i.e., the Graphcore Intelligent Processor Unit (IPU). Interestingly, Graphcore systems are a hardware implementation of the Bulk Synchronous Parallel paradigm, which seemed to be a mostly theoretical concept from the end of last century. In this context, the question that has to be addressed experimentally is as follows: how good are Graphcore systems in comparison with standard systems that can be used to run graph algorithms, i.e., CPUs and GPUs. To provide a partial response to this broad question, in this contribution, PageRank, Single Source Shortest Path and Breadth-First Search algorithms are used to compare the performance of IPU-deployed algorithms to other parallel architectures. Obtained results clearly show that the Graphcore IPU outperforms other devices for the studied heterogeneous algorithms and, currently, provides best-in-class execution time results for a range of graph sizes and densities.

1 January 2015
Verified
Book Chapter
Closed access
PDF file
TOTomasz Olas
Tomasz Olas
WMWojciech K. Mleczko
Wojciech K. Mleczko
RNRobert K. Nowicki
Robert K. Nowicki
RWRoman Wyrzykowski
Roman Wyrzykowski
Adam KrzyzakAdam Krzyzak
Adam Krzyzak

2 April 2016
Verified
Book Chapter
Closed access
PDF file
TOTomasz Olas
Tomasz Olas
WMWojciech K. Mleczko
Wojciech K. Mleczko
RNRobert K. Nowicki
Robert K. Nowicki
RWRoman Wyrzykowski
Roman Wyrzykowski