Swapnajit Pattnaik

Swapnajit Pattnaik


Research Focus & Metrics

Academic Career Length

19Years (2008-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
11 February 2021 in IETE Technical Review
Verified
Journal Article
Closed access
MDMudadla Dhananjaya
Mudadla Dhananjaya
SPSwapnajit Pattnaik
Swapnajit Pattnaik
Multiport converters (MPCs) play an important role in increasing the demand for multi-input and multi-output applications. Further, it gives the economic operation and improves the system performance over the multiple single converters in multi-input multi-output (MIMO). Multi-input converters (MICs) have high regard for the integration of independent voltage sources utilized in Electric vehicles (EVs) and grid applications. Similarly, multi-output DC–DC converters also have aroused significant attention in portable electronic applications because of their reduced part count, cost, and compact size. To, obtain the low cost, complexity, and compact, a lot of development and research has been carried out for developing the MPCs topologies which enhance their efficiency, reliability, and modularity. In this study, recapitulating the crucial information from the literature of MISO, SIMO, and MIMO converters, an overview is presented on various aspects.

3 January 2021 in Electrical Engineering
Verified
Journal Article
Closed access
PDF file
CSChiranjeevi Sadanala
Chiranjeevi Sadanala
SPSwapnajit Pattnaik
Swapnajit Pattnaik
VSVinay Pratap Singh
Vinay Pratap Singh

17 February 2020 in Journal of Information and Optimization Sciences
Verified
Journal Article
Closed access
NPNaresh Patnana
Naresh Patnana
SPSwapnajit Pattnaik
Swapnajit Pattnaik
VSVinay Pratap Singh
Vinay Pratap Singh
In this work, a salp swarm optimization (SSO)-based controller design is proposed for photovoltaic reverse osmosis (RO) desalination unit. The photovoltaic RO model considered in this work is basically an interacting two-input-two-output (TITO) system. The interacting TITO system is first converted into two non-interacting systems with the help of decoupler. For the obtained non-interacting TITO system, two proportional-integral-derivative (PID) controllers are designed by minimizing the integral-of-squared-error (ISE). The ISE is formulated in terms of alpha and beta parameters for ease of simulation. Thus constructed ISE is minimized using recently proposed salp swarm optimization (SSO) algorithm. For showing the efficiency of SSO assisted controllers, other PID controllers are also obtained using some state-of-art optimization techniques. The results prove that SOS assisted PID controllers outperform other controllers.

14 June 2020 in Electric Power Components and Systems
Verified
Journal Article
Closed access
MDMudadla Dhananjaya
Mudadla Dhananjaya
SPSwapnajit Pattnaik
Swapnajit Pattnaik
—Multiport converters (MPCs) have the tremendous performance over conventional solutions that employ multiple single converters in multi-input and multi-output applications. Further, it gives the economic operation and improves the performance of the system. Hence, in the recent past, a lot of development and research have been carried out for developing the single-input dual-output (SIDO) converters in various aspects which are presented in literature. These topologies have some assumptions made on the charging of inductor current and design of duty cycle for achieving the multiple outputs. In this study, single-input dual-output dc–dc converter is proposed. It independently regulates both the outputs at different voltage levels, and none of the assumptions are made on the basis of inductor charging currents (iL1>iL2 or iL1<iL2). Cross regulation problems don’t exist, so the output voltage V01 (V02) is not influenced by the variation of load current i02 (i01). Also proposed converter has ability to avoid the common grounding problems between the outputs. Low-power (200 W) prototype circuit is developed to verify the feasibility of the proposed converter, and the experimental results are validated with simulation results.

1 December 2008
Verified
Conference Paper
Closed access
SPSwapnajit Pattnaik
Swapnajit Pattnaik
APAnup Kumar Panda
Anup Kumar Panda
KMKamal Kanta Mahapatra
Kamal Kanta Mahapatra
A new multi-phase PWM DC-DC converter with an auxiliary circuit to reduced switching losses across the switches, is designed, in order to solve the problem of meeting the power supply requirements of the new generation microprocessor, which requires 40-100 A current, lower voltage and better current transient response. The multi-phase topology benefits in components size reduction resulting in power density increase that allows power supply to reduce size and increase efficiency and performances. These reductions accrue from the higher effective conversion frequency with higher frequency ripple current due to the phase interleaving process of this topology. High current multiphase buck converters are finding use in computing, graphics, and telecom applications. In this paper, designed of two phases DC-DC converter of 100 W, 12 V / 1 V of efficiency 97% is discussed in detail and experimental results are presented to support the theoretical analysis.

1 December 2008
Verified
Conference Paper
Closed access
SPSwapnajit Pattnaik
Swapnajit Pattnaik
APAnup Kumar Panda
Anup Kumar Panda
KMKamal Kanta Mahapatra
Kamal Kanta Mahapatra
A novel zero-voltage switching (ZVS) step-down converter with a tapped inductor is proposed in this paper. Tapped inductor provides better power density as compared to isolation buck converter. With a simple structure, the tapped-inductor buck converter shows promise for extending the duty cycle. This converter is cost effective and attractive for high performance. Furthermore, with the replacement of transformer by tapped inductor, its efficiency may be maximized for low power application and power quality is improved as low harmonics at input as well as output. The peak current of the main switch is reduced by tapped inductor operation, thus the conduction loss and switching loss levels of the main switch are lowered. Consequently, this tapped inductor scheme alleviates the severe power stress and enhances device utilization. This soft-switching buck converter is suitable for extremely low step-down ratio applications. The principle of the proposed scheme, analysis of the operation, and design guidelines are included. Finally, the experimental result of the 10 W prototype DC/DC converter is given for hardware verification.