Sa'ed Abed

Prof. Dr. Sa'ed Abed

Computer Engineering Department, Kuwait University, Kuwait City, Al ‘Āşimah, Kuwait
orcid

Research Focus & Metrics

Academic Career Length

20Years (2007-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
1 January 2022 in Biomedical Signal Processing and Control
Verified
Journal Article
Closed access
MAMohammad H. Alshayeji
Mohammad H. Alshayeji
HEHanem Ellethy
Hanem Ellethy
Sa'ed AbedSa'ed Abed
Sa'ed Abed
RGRenu Gupta
Renu Gupta

6 June 2021 in Cluster Computing
Verified
Journal Article
Closed access
PDF file
Sa'ed AbedSa'ed Abed
Sa'ed Abed
RJReem Jaffal
Reem Jaffal
BMBassam Jamil Mohd
Bassam Jamil Mohd
MAMohammad Al-Shayeji
Mohammad Al-Shayeji

4 March 2023 in Wireless Personal Communications
Verified
Journal Article
Closed access
PDF file
Sa'ed AbedSa'ed Abed
Sa'ed Abed
RJReem Jaffal
Reem Jaffal
BMBassam Jamil Mohd
Bassam Jamil Mohd

14 September 2022 in Biomedical Signal Processing and Control
Verified
Journal Article
Closed access
MAMohammad H. Alshayeji
Mohammad H. Alshayeji
SSSilpa ChandraBhasi Sindhu
Silpa ChandraBhasi Sindhu
Sa'ed AbedSa'ed Abed
Sa'ed Abed

21 February 2019 in Sensors
Verified
Journal Article
Open access
PDF file
Sa'ed AbedSa'ed Abed
Sa'ed Abed
RJReem Jaffal
Reem Jaffal
BMBassam Jamil Mohd
Bassam Jamil Mohd
MAMohammad H Alshayeji
Mohammad H Alshayeji
Security of sensitive data exchanged between devices is essential. Low-resource devices (LRDs), designed for constrained environments, are increasingly becoming ubiquitous. Lightweight block ciphers provide confidentiality for LRDs by balancing the required security with minimal resource overhead. SIMON is a lightweight block cipher targeted for hardware implementations. The objective of this research is to implement, optimize, and model SIMON cipher design for LRDs, with an emphasis on energy and power, which are critical metrics for LRDs. Various implementations use field-programmable gate array (FPGA) technology. Two types of design implementations are examined: scalar and pipelined. Results show that scalar implementations require 39% less resources and 45% less power consumption. The pipelined implementations demonstrate 12 times the throughput and consume 31% less energy. Moreover, the most energy-efficient and optimum design is a two-round pipelined implementation, which consumes 31% of the best scalar’s implementation energy. The scalar design that consumes the least energy is a four-round implementation. The scalar design that uses the least area and power is the one-round implementation. Balancing energy and area, the two-round pipelined implementation is optimal for a continuous stream of data. One-round and two-round scalar implementations are recommended for intermittent data applications.

15 June 2021 in Multimedia Tools and Applications
Verified
Journal Article
Closed access
PDF file
MAMohammad H Alshayeji
Mohammad H Alshayeji
JAJassim Al-Buloushi
Jassim Al-Buloushi
AAAli Ashkanani
Ali Ashkanani
Sa'ed AbedSa'ed Abed
Sa'ed Abed