Byung Joon Choi

Dr. Byung Joon Choi

Department of Materials Science and Engineering, Seoul National University of Science and Technology, Seoul, Korea

Research Focus & Metrics

Academic Career Length

57Years (1970-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
27 March 2021 in Advanced Electronic Materials
Verified
Journal Article
Closed access
PDF file
SCSeok Choi
Seok Choi
YKYong Kim
Yong Kim
TNTien Van Nguyen
Tien Van Nguyen
WJWon Hee Jeong
Won Hee Jeong
KMKyeong-Sik Min
Kyeong-Sik Min
Byung Joon ChoiByung Joon Choi
Byung Joon Choi

1 January 2009 in Journal of the Electrochemical Society
Verified
Journal Article
Open access
PDF file
Byung Joon ChoiByung Joon Choi
Byung Joon Choi
SOSeung Hwan Oh
Seung Hwan Oh
SCSeol Choi
Seol Choi
TETaeyong Eom
Taeyong Eom
YSYong Cheol Shin
Yong Cheol Shin
SHSuk Kyoung Hong
Suk Kyoung Hong
Phase change memory cells were fabricated using plasma-enhanced cyclic chemical-vapor-deposited <mml:math display="inline"><mml:mrow><mml:msub><mml:mi mathvariant="normal">Ge</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub><mml:msub><mml:mi mathvariant="normal">Sb</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub><mml:msub><mml:mi mathvariant="normal">Te</mml:mi><mml:mrow><mml:mn>5</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>Ge2Sb2Te5 (GST) thin films deposited on <mml:math display="inline"><mml:mrow><mml:mn>300</mml:mn><mml:mspace width="0.3em"></mml:mspace><mml:mi>nm</mml:mi></mml:mrow></mml:math>300nm diameter <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Ti</mml:mi><mml:mi mathvariant="normal">N</mml:mi><mml:mo>∕</mml:mo><mml:mi mathvariant="normal">W</mml:mi></mml:mrow></mml:math>TiN∕W contact plugs formed in a <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Si</mml:mi><mml:msub><mml:mi mathvariant="normal">O</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>SiO2 layer. A 2, 4, and <mml:math display="inline"><mml:mrow><mml:mn>8</mml:mn><mml:mspace width="0.3em"></mml:mspace><mml:mi>nm</mml:mi></mml:mrow></mml:math>8nm thick atomic deposited <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Ti</mml:mi><mml:msub><mml:mi mathvariant="normal">O</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>TiO2 layer was interposed between the GST and underlayer containing the contact plug. The necessary reset current and power decreased with increasing the <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Ti</mml:mi><mml:msub><mml:mi mathvariant="normal">O</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>TiO2 interlayer thickness. Adoption of the optimum thickness <mml:math display="inline"><mml:mrow><mml:mo>(</mml:mo><mml:mn>4</mml:mn><mml:mspace width="0.3em"></mml:mspace><mml:mi>nm</mml:mi><mml:mo>)</mml:mo></mml:mrow></mml:math>(4nm) <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Ti</mml:mi><mml:msub><mml:mi mathvariant="normal">O</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>TiO2 layer decreased the necessary reset power to <mml:math display="inline"><mml:mrow><mml:mo>∼</mml:mo><mml:mn>45</mml:mn><mml:mo>%</mml:mo></mml:mrow></mml:math>∼45% of the cell without the <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Ti</mml:mi><mml:msub><mml:mi mathvariant="normal">O</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>TiO2 layer. This was attributed mainly to the effective heat insulation by the <mml:math display="inline"><mml:mrow><mml:mn>4</mml:mn><mml:mspace width="0.3em"></mml:mspace><mml:mi>nm</mml:mi></mml:mrow></mml:math>4nm thick <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Ti</mml:mi><mml:msub><mml:mi mathvariant="normal">O</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>TiO2 layer. The structural investigation and electrothermal simulation results for the fabricated cells showed a good match between the electrical performance and phase changed volume, which can explain the improvement in switching parameters of the proper <mml:math display="inline"><mml:mrow><mml:mi mathvariant="normal">Ti</mml:mi><mml:msub><mml:mi mathvariant="normal">O</mml:mi><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msub></mml:mrow></mml:math>TiO2 layer interposed cell.

30 January 2020 in Discover Nano
Verified
Journal Article
Open access
PDF file
WJWon Hee Jeong
Won Hee Jeong
JHJeong Hwan Han
Jeong Hwan Han
Byung Joon ChoiByung Joon Choi
Byung Joon Choi
A sneak path current—a current passing through a neighboring memory cell—is an inherent and inevitable problem in a crossbar array consisting of memristor memory cells. This serious problem can be alleviated by serially connecting the selector device to each memristor cell. Among the various types of selector device concepts, the diffusive selector has garnered considerable attention because of its excellent performance. This selector features volatile threshold switching (TS) using the dynamics of active metals such as Ag or Cu, which act as an electrode or dopant in the solid electrolyte. In this study, a diffusive selector based on Ag-doped HfOx is fabricated using a co-sputtering system. As the Ag concentration in the HfOx layer varies, different electrical properties and thereby TS characteristics are observed. The necessity of the electroforming (EF) process for the TS characteristic is determined by the proper Ag concentration in the HfOx layer. This difference in the EF process can significantly affect the parameters of the TS characteristics. Therefore, an optimized doping condition is required for a diffusive selector to attain excellent selector device behavior and avoid an EF process that can eventually degrade device performance.

10 August 2018 in Discover Nano
Verified
Journal Article
Open access
PDF file
Hogyoung KimHogyoung Kim
Hogyoung Kim
HYHee Ju Yoon
Hee Ju Yoon
Byung Joon ChoiByung Joon Choi
Byung Joon Choi
The interfacial and electrical properties of atomic layer deposited AlN on n-GaN with different AlN thicknesses were investigated. According to capacitance–voltage (C–V) characteristics, the sample with a 7.4-nm-thick AlN showed the highest interface and oxide trap densities. When the AlN thickness was 0.7 nm, X-ray photoelectron spectroscopy (XPS) spectra showed the dominant peak associated with Al–O bonds, along with no clear AlN peak. The amount of remained oxygen atoms near the GaN surface was found to decrease for the thicker AlN. However, many oxygen atoms were present across the AlN layer, provided the oxygen-related defects, which eventually increased the interface state density. The barrier inhomogeneity with thermionic emission (TE) model was appropriate to explain the forward bias current for the sample with a 7.4-nm-thick AlN, which was not proper for the sample with a 0.7-nm-thick AlN. The reverse leakage currents for both the samples with 0.7- and 7.4-nm-thick AlN were explained better using Fowler–Nordheim (FN) rather than Poole–Frenkel emissions.

1 June 2021 in Ceramics International
Verified
Journal Article
Closed access
HYHee Ju Yun
Hee Ju Yun
SRSung Yeon Ryu
Sung Yeon Ryu
HLHa Young Lee
Ha Young Lee
WPWoo Young Park
Woo Young Park
SKSoo Gil Kim
Soo Gil Kim
Byung Joon ChoiByung Joon Choi
Byung Joon Choi

19 May 2020 in Coatings
Verified
Journal Article
Open access
PDF file
Hogyoung KimHogyoung Kim
Hogyoung Kim
SCSeok Choi
Seok Choi
Byung Joon ChoiByung Joon Choi
Byung Joon Choi
Atomic layer deposited AlGaN with different AlN and GaN pulse ratios (2:1, 1:1, and 1:2) was used to prepare AlGaN/GaN Schottky diodes, and their current transport mechanisms were investigated using current–voltage (I–V) and capacitance–voltage (C–V) measurements. Under low reverse bias condition, the sample with the pulse ratio of 2:1 was explained by Poole–Frenkel emission and the negative temperature dependence for the sample with the pulse ratio of 1:2 was associated with the acceptor levels in the AlGaN layer. Fast interface traps at 0.24–0.29 eV were observed for the samples with the pulse ratios of 1:1 and 1:2, whereas bulk traps at ~0.34 eV were observed for the sample with the pulse ratio of 2:1. Higher trap densities were obtained from the C–V hysteresis measurements when the pulse ratios were 1:1 and 1:2, indicating the presence of a charge trapping interfacial layer. According to the X-ray photoelectron spectroscopy spectra, the pulse ratio of 2:1 was found to have less oxygen-related defects in the AlGaN layer.