Jorge Juan-Chico

Dr. Jorge Juan-Chico

Department of Electronics Technology, University of Seville, Seville, Spain
orcid

Research Focus & Metrics

Academic Career Length

30Years (1997-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
1 January 2000 in IEE Proceedings - Circuits, Devices and Systems
Verified
Journal Article
Closed access
MBM.J. Bellido-Díaz
M.J. Bellido-Díaz
Jorge Juan-ChicoJorge Juan-Chico
Jorge Juan-Chico
AAA.J. Acosta
A.J. Acosta
MVM. Valencia
M. Valencia
JHJ.L. Huertas
J.L. Huertas

1 April 2011
Verified
Conference Paper
Closed access
JVJ.I. Villar
J.I. Villar
Jorge Juan-ChicoJorge Juan-Chico
Jorge Juan-Chico
MBManuel J. Bellido
Manuel J. Bellido
JVJulian Viejo
Julian Viejo
DGD. Guerrero
D. Guerrero
JDJ. Decaluwe
J. Decaluwe
Many people may see the development of software and hardware like different disciplines. However, there are great similarities between them that have been shown due to the appearance of extensions for general purpose programming languages for its use as hardware description languages. In this contribution, the approach proposed by the MyHDL package to use Python as an HDL is analyzed by making a comparative study. This study is based on the independent application of Verilog and Python based flows to the development of a real peripheral. The use of MyHDL has revealed to be a powerful and promising tool, not only because of the surprising results, but also because it opens new horizons towards the development of new techniques for modeling and verification, using the full power of one of the most versatile programming languages nowadays.

5 December 2021 in Electronics
Verified
Journal Article
Open access
PDF file
GQGermán Cano Quiveu
Germán Cano Quiveu
PVPaulino Ruiz de Clavijo Vázquez
Paulino Ruiz de Clavijo Vázquez
MBManuel J. Bellido
Manuel J. Bellido
Jorge Juan-ChicoJorge Juan-Chico
Jorge Juan-Chico
JVJulian Viejo
Julian Viejo
EOEnrique Ostúa
Enrique Ostúa
The Internet of Things (IoT) security is one of the most important issues developers have to face. Data tampering must be prevented in IoT devices and some or all of the confidentiality, integrity, and authenticity of sensible data files must be assured in most practical IoT applications, especially when data are stored in removable devices such as microSD cards, which is very common. Software solutions are usually applied, but their effectiveness is limited due to the reduced resources available in IoT systems. This paper introduces a hardware-based security framework for IoT devices (Embedded LUKS) similar to the Linux Unified Key Setup (LUKS) solution used in Linux systems to encrypt data partitions. Embedded LUKS (E-LUKS) extends the LUKS capabilities by adding integrity and authentication methods, in addition to the confidentiality already provided by LUKS. E-LUKS uses state-of-the-art encryption and hash algorithms such as PRESENT and SPONGENT. Both are recognized as adequate solutions for IoT devices being PRESENT incorporated in the ISO/IEC 29192-2:2019 for lightweight block ciphers. E-LUKS has been implemented in modern XC7Z020 FPGA chips, resulting in a smaller hardware footprint compared to previous LUKS hardware implementations, a footprint of about a 10% of these LUKS implementations, making E-LUKS a great alternative to provide Full Disk Encryption (FDE) alongside authentication to a wide range of IoT devices.

1 January 2000
Verified
Conference Paper
Closed access
Jorge Juan-ChicoJorge Juan-Chico
Jorge Juan-Chico
PCP. Ruiz de Clavijo
P. Ruiz de Clavijo
MBManuel J. Bellido
Manuel J. Bellido
AAA.J. Acosta
A.J. Acosta
MVM. Valenia
M. Valenia

20 July 2023 in Internet of Things
Verified
Journal Article
Open access
GQGermán Cano Quiveu
Germán Cano Quiveu
PVPaulino Ruiz de Clavijo Vázquez
Paulino Ruiz de Clavijo Vázquez
MBManuel J. Bellido
Manuel J. Bellido
Jorge Juan-ChicoJorge Juan-Chico
Jorge Juan-Chico
JVJulian Viejo
Julian Viejo

1 March 2008
Verified
Conference Paper
Closed access
EOEnrique Ostúa
Enrique Ostúa
JVJulian Viejo
Julian Viejo
MBManuel J. Bellido
Manuel J. Bellido
AMA. Millan
A. Millan
Jorge Juan-ChicoJorge Juan-Chico
Jorge Juan-Chico
AMA. Munoz
A. Munoz
In this paper we present a design of a peripheral for microblaze soft core processor as part of a R+D project carried out in cooperation with three different companies. The objective of the project consisted in the development of an embedded system with a SoC implemented on a FPGA custom-designed board. This work addresses the design of a digital data processing peripheral included as a part of the target SoC application, that process digital signals via the digital inputs on a proposed board. Peripheral functionality is configurable for each digital signal independently and is configured from the software running on the microblaze processor core.