yang binbin

Dr. yang binbin


Research Focus & Metrics

Academic Career Length

6Years (2021-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
30 July 2021 in Electronics
Verified
Journal Article
Open access
PDF file
YByang binbin
yang binbin
Daniel ArumíDaniel Arumí
Daniel Arumí
Salvador ManichSalvador Manich
Salvador Manich
Alvaro Gomez-PauAlvaro Gomez-Pau
Alvaro Gomez-Pau
RMRosa Rodríguez Montañés
Rosa Rodríguez Montañés
LFLiang Fang
Liang Fang
In this paper, the modulation of the conductance levels of resistive random access memory (RRAM) devices is used for the generation of random numbers by applying a train of RESET pulses. The influence of the pulse amplitude and width on the device resistance is also analyzed. For each pulse characteristic, the number of pulses required to drive the device to a particular resistance threshold is variable, and it is exploited to extract random numbers. Based on this behavior, a random number generator (RNG) circuit is proposed. To assess the performance of the circuit, the National Institute of Standards and Technology (NIST) randomness tests are applied to evaluate the randomness of the bitstreams obtained. The experimental results show that four random bits are simultaneously obtained, passing all the applied tests without the need for post-processing. The presented method provides a new strategy to generate random numbers based on RRAMs for hardware security applications.

31 July 2021 in Electronics
Verified
Journal Article
Open access
PDF file
YByang binbin
yang binbin
Daniel ArumíDaniel Arumí
Daniel Arumí
Salvador ManichSalvador Manich
Salvador Manich
Alvaro Gomez-PauAlvaro Gomez-Pau
Alvaro Gomez-Pau
RMRosa Rodríguez Montañés
Rosa Rodríguez Montañés
LFLiang Fang
Liang Fang
Non-volatile memory cells are exposed to adversary attacks since any active countermeasure is useless when the device is powered off. In this context, this work proposes the association of two serial RRAM devices as a basic cell to store sensitive data, which could solve this bothersome problem. This cell has three states: ‘1’, ‘0’, and masked. When the system is powered off or the data is not used, the cell is set to the masked state, where the cell still stores a ‘1’ or a ‘0’ but a malicious adversary is not capable of extracting the stored value using reverse engineering techniques. Before reading, the cell needs to be unmasked and it is masked afterwards until the next reading request. The operation of the cell also provides robustness against side-channel attacks. The presented experimental results confirm the validity of the proposal.