Sungjin Hong

Prof. Sungjin Hong

University of Texas at Austin
orcid

Research Focus & Metrics

Academic Career Length

7Years (2020-Present)

(Calculated once Scilit publication data is synced: current year − year of first publication + 1)

Representative Publications

View All Publications
31 August 2021 in IEEE Transactions on Circuits and Systems I: Regular Papers
Verified
Journal Article
Closed access
SHSungjin Hong
Sungjin Hong
NSNan Sun
Nan Sun
In this work, we report the portable NMR system which provides solutions to the existing problems in miniature CMOS NMR systems. First, a higher IF of 50 kHz is achieved by exploiting separate frequencies for sample excitation and LO, thereby having higher immunity to 1/f noise. The proposed phase detector circuit aligns the experiment trigger with the constant phase difference between two frequencies. It maintains the constant RX output phase in every experiment, allowing the direct signal averaging without extra phase correction. In addition, 40X faster RX recovery with RX BW switching enables the signal acquisition with the dead time of 10 μs. Fast settling improves the acquisition sensitivity. Lastly, a frequency calibration method based on signal peak detection is proposed. Combining the techniques with the fully integrated NMR transceivers, the system demonstrates the NMR experiments to measure the decaying time constant of less than 100 μs. Furthermore, NMR diffusion experiments are performed with the echo spacing of 0.2~8 ms.

14 December 2020 in Electronics
Verified
Journal Article
Open access
PDF file
SHSungjin Hong
Sungjin Hong
HKHeechai Kang
Heechai Kang
Jusung KimJusung Kim
Jusung Kim
Kunhee ChoKunhee Cho
Kunhee Cho
A time-based matrix multiply-and-accumulate (MAC) operation for a neural computing system is described. A simple and compact time-based matrix MAC structure is proposed that can perform multiplication and accumulation simultaneously in a single multiplier structure, and the hardware complexity is not affected by the matrix input size. To enhance the linearity of the weight factor, an offset-free pulse-width modulator is introduced. The proposed MAC architecture operates at a low supply voltage of 0.5 V while it consumes MAC energy of 0.38 pJ with a 32 nm low-power (LP) predictive technology model (PTM) CMOS process. In addition, the near-subthreshold operation can remove the level shifter to interface between the MAC operator and digital circuits such as static random-access-memory (SRAM) because both can utilize the same level of the supply voltage. The proposed MAC is based on a digital intensive pulse-width modulation, and thus it can further improve its performance and area with more advanced technologies.